




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification <sup>6</sup>:</b>  <b>G06F 13/40</b>	<b>A1</b>	<b>(11) International Publication Number:</b> <b>WO 99/13407</b>  <b>(43) International Publication Date:</b> 18 March 1999 (18.03.99)
<b>(21) International Application Number:</b> PCT/IT98/00238  <b>(22) International Filing Date:</b> 28 August 1998 (28.08.98)  <b>(30) Priority Data:</b> TO97A000796      8 September 1997 (08.09.97)      IT  <b>(71) Applicant (for all designated States except US):</b> FLEXTEL S.P.A. [IT/IT]; Corso Vercelli, 328, I-10015 Ivrea (IT).  <b>(72) Inventor; and</b> <b>(75) Inventor/Applicant (for US only):</b> DONDOLINI, Alessandro [IT/IT]; Via Bozzo Costa, 107/7, I-16035 Rapallo (IT).  <b>(74) Agent:</b> CASUCCIO, Carlo; Olivetti S.p.A., Via Jervis, 77, I-10015 Ivrea (IT).		<b>(81) Designated States:</b> AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).  <b>Published</b> <i>With international search report.</i>

(54) Title: INTERCONNECTION CIRCUIT FOR ELECTRONIC MODULES



## (57) Abstract

This invention relates to a circuit (10) for interconnecting electronic modules in a data and/or commands channel (bus) segment. The circuit (10) comprises a plurality of connectors (11-1÷11-5) designed to accommodate electronic modules of the same type or different types and a plurality of Pins (14) associated with the connectors and interconnected through a plurality of electric connections (21). The electric connections (21) between the Pins (14) of the connectors (11-1÷11-5) are controlled by electronic switches (24-1÷24-4) in such a way that a plurality of sub-segments, each comprising a subset of the connectors (11-1÷11-5), is obtained from a bus segment. Moreover the connections (21) are made in such a way that it is possible to accommodate the different types of electronic modules, for example system modules and peripheral modules, in any position of the bus segment.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## INTERCONNECTION CIRCUIT FOR ELECTRONIC MODULES

**Technical Field**

This invention relates to an interconnection circuit for electronic modules comprising a support having a plurality of electric connection points and suitable for constituting a data and/or commands channel (bus) segment, a plurality of connectors connected to the connection points and each suitable for accommodating a corresponding electronic module, and interconnection means for connecting the connection points to each other.

The invention relates more particularly to an interconnection circuit made in compliance with the PCI (Peripheral Component Interconnect bus) data and commands channel specifications called CompactPCI™, as defined by the manufacturers' committee called PICMG (PCI Industrial Computers Manufacturing Group).

**Background Art**

Interconnection circuits are known, in particular wired circuits for interconnecting electronic modules in systems having a data and command channel or bus architecture.

Systems with a bus architecture generally comprise a wiring board and a plurality of connectors or slots, soldered on the board, into which the various electronic modules are inserted.

Known in particular from the CompactPCI™ PICMG 2.0 R2.0 specifications are the dimensions and the architecture of the wiring circuits for interconnecting numerous CompactPCI™ electronic modules.

According to these specifications, the general principles of which may however be extended, with the exception of a few details, to all the systems with bus architecture, a CompactPCI™ system consists of one or more segments for the transfer of data and commands (bus segments) each of which comprises a wiring board capable of housing up to a maximum

of 8 slots for accommodating a like number of electronic modules.

In particular, one slot in a predefined position in each of these segments, known as the System Slot, is dedicated to  
5 accommodating a system module, or System Slot board, whereas the other slots (Peripheral Slots) are dedicated to accommodating peripheral modules.

Accordingly a bus segment in general, and a CompactPCI™ one in particular, with for instance 8 slots, may accommodate  
10 one system module in a predefined position and up to a maximum of 7 peripheral modules in as many Peripheral Slots.

In a system with bus architecture in general, or in a CompactPCI™ segment in particular, the system module and  
15 relative slot, in a fixed position, are arranged to exchange through the wiring board, all the reference signals, also called point-to-point signals, such as for example the clock signal, the interrupt signals, etc., with the peripheral modules. Accordingly the wiring board of a  
20 bus architecture system will contain not only the bus type connections, but also the so-called point-to-point connections, for interconnecting the "System Slot" with the "Peripheral Slots".

A first technical problem shared by all the bus  
25 architecture systems is that once a bus segment comprising a given number of slots has been defined, it is not possible to reconfigure the segment thus set up into numerous segments, each having a subset of the slots of the starting segment.

30 It may happen therefore that, if a single peripheral module saturates the bus from and to the system module, the other "Peripheral Slots" present in the bus segment are unusable.

A further problem that may arise in a system having a bus architecture, and in a CompactPCI™ segment in  
35 particular, is that, in the event of a system module failure, only the replacement of this module in the "System

Slot" allows system functionality to be restored, since none of the "Peripheral Slots" may be used to accommodate a system module.

#### Disclosure of the Invention

5       The object of this invention is to produce a circuit for interconnecting systems having a bus architecture that does not have the problems illustrated above.

In particular, the object of this invention is to produce a bus segment dynamically reconfigurable into numerous bus  
10 segments or sub-segments, each comprising a subset of the total number of slots included in the bus segment itself.

This technical problem is solved by the interconnection circuit for electronic modules characterized in that electronic switching means are  
15 provided for selectively interrupting the connection made by the interconnection means and selectively obtaining from the bus segment a plurality of sub-segments, each comprising a subset of the connectors.

In accordance with a further characteristic of this  
20 invention, the interconnection or wiring circuit according to the invention allows the system module and the peripheral modules to be accommodated in any slot, so that the restriction of having a single position available for the system module is eliminated.

#### 25 Brief Description of Drawings

These and other characteristics of the present invention will become apparent in the course of the following description, provided as a non-exhaustive example of a preferred embodiment, taken in conjunction with the  
30 accompanying drawings, where:

Fig. 1 is a wiring board according to the CompactPCI™ specifications;

Fig. 2 is a logic diagram of the connections for clock signals (CLK#) according to the invention;

35 Fig. 3 is a logic diagram of the connections for interrupt signals (INTA÷D) according to the invention; and

Fig. 4 is a logic diagram of the connections for connection request signals (REQ#) and request acknowledgement signals (GNT#) according to the invention.

#### Best mode for Carrying Out the Invention

5        With reference to Fig. 1 a circuit for interconnecting electronic modules or bus segment 10 comprises a wiring board 12, for example made in accordance with the CompactPCI™ specifications, and a plurality of slots, for example from 11-1 to 11-8, located at predefined distances  
10        from each other and each suitable for accommodating an electronic module.

      The first slot 11-1 is dedicated, for example, to accommodating a system module and is marked with a first type of reference 11a, whereas the other slots, from 11-2  
15        to 11-8 are suitable for accommodating peripheral modules and are marked with a second type of reference 11b.

      The wiring board 12 also comprises, associated with each slot, from 11-1 to 11-8, a plurality of connection points or Pins 14, suitable for exchanging electric signals  
20        between the wiring board 12 and the electronic modules, and a plurality of electric connections suitable for interconnecting the Pins 14 of the slots 11-1÷11-8.

      In order to be able to place the system module in any slot 11-1÷11-8 of the bus segment 10, the electric connections  
25        between the Pins for the clock (CLK#), interrupt (INTA÷D), connection request (REQ#), request acknowledge (GNT#) and IDSEL signals, as defined by the CompactPCI™ specifications, must be made appropriately on the wiring board 12.

30        In particular, on a wiring board 12 made in accordance with this invention and having 5 slots (Fig.2), from 11-1 to 11-5, the connections 21 for the signals CLK# are made in the following way.

      The PIN for the signal CLK1 of the first slot 11-1 is  
35        connected to the PIN for the signal CLK1 of the slot 11-2 and so on, to the last slot 11-5.

Similar type bus connections 21 are made for the Pins of the signals CLK2, CLK3 and CLK4.

In addition, in the first slot 11-1, the PIN for the signal CLK1 is connected to the PIN for the signal CLK with a first connection 21a; in the second slot 11-2, the PIN for the signal CLK2 is connected to the PIN for the signal CLK with a second connection 21b; in the third slot 11-3, the PIN for the signal CLK3 is connected to the PIN for the signal CLK with a third connection 21c; in the fourth slot 11-4, the PIN for the signal CLK4 is connected to the PIN for the signal CLK with a fourth connection 21d; in the fifth slot 11-5, a fifth connection 21e is made, similar for example to the one made in the first slot 11-1, and so on, where there are more than 5 slots present.

Naturally the alternation of the latter type of connections, from 21a to 21e may be made in any order without altering the spirit of the invention.

The connections 22 (Fig.3) for the signals INTA÷D are made in the following way.

The PIN for the signal INTD of the first slot 11-1 is connected to the PIN for the signal INTC of the slot 11-2, and so on in sequence until the PIN for the signal INTA of the fourth slot 11-4 is connected to the PIN for the signal INTD of the last slot 11-5.

The PIN for the signal INTC of the first slot 11-1 is connected to the PIN for the signal INTB of the slot 11-2 and so on in sequence until the PIN for the signal INTD of the fourth slot 11-4 is connected to the PIN for the signal INTC of the last slot 11-5.

The PIN for the signal INTB of the first slot 11-1 is connected to the PIN for the signal INTA of the slot 11-2 and so on in sequence, in the same way as already described for the signals INTA and INTB.

The PIN for the signal INTA of the first slot 11-1 is connected to the PIN for the signal INTD of the slot 11-2

and so on in sequence, in the same way as already described for the signals INTA and INTB.

The connections 23 (Fig.4) for the signals REQ# and GNT#, described here together for simplicity's sake and confined to the signals REQ0-4 and GNT0-4 only, are made in the following way.

The Pins for the signals REQ0 and GNT0 of the first slot 11-1 are connected to the Pins for the signals REQ4 and GNT4 of the slot 11-2, the latter to the Pins for the signals REQ3 and GNT3 of the slot 11-3, and so on in sequence until the Pins for the signals REQ2 and GNT2 of the slot 11-4 are connected to the Pins REQ1 and GNT1 of the last slot 11-5.

Similarly, the Pins for the signals REQ1 and GNT1 of the first slot 11-1 are connected to the Pins for the signals REQ0 and GNT0 of the slot 11-2, the latter to the Pins for the signals REQ4 and GNT4 of the slot 11-3, and so on in sequence, until the Pins for the signals REQ3 and GNT3 of the slot 11-4 are connected to the Pins REQ2 and GNT2 of the last slot 11-5.

Similarly, the connections of the Pins for the signals REQ2 and GNT2, REQ3 and GNT3, REQ4 and GNT4 of the slot 11-1 are made to the other slots 11-2÷11-5.

Finally, not illustrated in Figures, the PIN for the signal IDSEL of the first slot 11-1 is connected, in the same way as defined by the CompactPCI™ specifications for the Peripheral Slots, to the PIN for the signal AD25, in such a way that even a peripheral module may be accommodated in the first slot 11-1.

In order to be able to dynamically reconfigure the bus segment 10 into numerous bus segments or sub-segments, in accordance with this invention, it must be possible to suitably control all of the connections, both the bus type connections, not depicted in the figures, and the point-to-point connections 21, 22, 23 (Fig.2, Fig.3 and Fig.4)



between the Pins for the signals CLK#, INTA÷D and REQ# GNT#.

In particular, located between the slots 12-1 and 12-2, 12-2 and 12-3, 12-3 and 12-4 and 12-4 and 12-5 respectively, the bus segment 10, in accordance with this invention, comprises a plurality of electronic switches 24-1, 24-2, 24-3 and 24-4 suitable for simultaneously interrupting all the connections, whether bus or point-to-point type, between one slot and another.

10 The interconnection circuit 10 also comprises a control unit 25 connected to the switches 24-1÷24-4 and suitable both for memorising information and programs developed in the stage of designing the circuit 10 itself and also for selectively commanding one or more of the switches 24-1÷24-4 to interrupt or restore the connections between the slots.

Finally the interconnection circuit 10 comprises a known type interface device 27, connected to the control unit 25, for receiving data and commands from external devices.

20 The electronic switches 24-1÷24-4 could, for example, be the high speed components, model QS32384 made by the Quality Semiconductor company.

The control unit 25 could, for example, be the microprocessor model 80C51 produced by the INTEL company.

25 Operation of the interconnection circuit 10 described up to this point is as follows.

In the event that the System Slot is slot 11-1, the signals CLK#, INTA÷D and REQ# GNT# are handled in the same way as established by the CompactPCI™ specifications.

30 If the System Slot is assigned to a different slot, for example to slot 11-3, once again the signals CLK#, INTA÷D, REQ# GNT# and IDSEL are handled in the same way as established by the CompactPCI™ specifications.

In fact the signal CLK#, in accordance with the specifications, is generated by the system module on the pins for the signals CLK1, CLK2, CLK3 and CLK4 and is

transmitted to the Peripheral Slots 11-1, 11-2, 11-4 and 11-5, from where it is sent to the PIN for the signal CLK of each of the slots by means of the connections 21a÷21e.

5 Similarly the signal INTA which is generated, in accordance with the CompactPCI™ specifications, by each peripheral module and transmitted to the system module, will be received in the System Slot 11-3 on the pins for INTD and INTC as regards the slots 11-4 and 11-5 respectively and on the pins for INTD and INTC respectively as regards the  
10 slots 11-2 and 11-1.

In the same way, the connection request signals REQ# generated by each peripheral module on the PIN for the signal REQ0 will be received by the system module on the PIN for REQ1 for the slot 11-4, on the PIN for REQ2 for the  
15 slot 11-5, on the PIN for REQ3 for the slot 11-2 and on the PIN for REQ4 for the slot 11-1, thus maintaining correspondence with the signals INT# already described.

Moreover, the signal IDSEL is handled in such a way in the first slot 11-1 that a peripheral module may be inserted  
20 therein.

Therefore all the point-to-point signals described, whatever the position of the system module, will be handled and the relative position of each peripheral module with respect to the system module may easily be reconstructed  
25 through suitable tables memorised, for example, in the control circuit 25.

Additionally, in accordance with one of the characteristics of this invention, by accommodating a system module in the slot 11-1 and one in the slot 11-3 and  
30 by commanding, by means of the control unit 25, the opening for example of the electronic switch 24-2, from a bus segment 10 having 5 slots, it is possible to obtain two bus segments, the first having two slots, 11-1 and 11-2, and the second three slots, 11-3, 11-4 and 11-5.

Naturally, through the control and activation of the electronic switches, a plurality of segments may be obtained from a single bus segment.

It is also clear that the interconnection circuit 10  
5 according to this invention may be used to produce redundant systems.

To this end, by placing for example a first system module in the slot 11-1 and a second system module in the slot 11-5, it is possible to operate the entire bus segment either  
10 under the control of the first system module or, alternatively, under the control of the second, by suitably activating the electronic switches 24-1 and 24-4.

In accordance with a second embodiment, not illustrated in Fig.2, the electronic switches 24-1÷24-4 of  
15 the clock signals, CLK1÷CLK4, are controlled selectively and independently, in order to avoid problems of attenuation on the connections 21a-21e on account of reflections on the bus type connections 21.

In accordance with a third embodiment, not illustrated in Fig.2 and as an alternative to the above example, the  
20 electronic switches 24-1÷24-4 of the clock signals, CLK1÷CLK4, are switched upon loads having an impedance corresponding to the characteristic impedance of the bus type connections 21.

In accordance with a fourth embodiment, not illustrated in Fig.2 and as an alternative to the above  
25 examples, the signal CLK is generated, not by the connections 21a÷21e, but by independent connections coming from the control circuit 25 and controlled by the system  
30 module of each bus segment.

In accordance with yet another variant, the control unit 25 of the interconnection circuit 10 (Fig.2, Fig.3 and Fig.4) may be produced by using the logic circuitry present on a system module and by programming it appropriately. In  
35 this case, it is not necessary for a control unit or an interface device to be present on the interconnection

circuit 10. Naturally, in an embodiment of this kind, the system module accordingly produced will act as a supervisor of the interconnection circuit 10 as a whole.

5        Though the description refers to the CompactPCI™ specifications, it is clear that the embodiment described may easily be extended to interconnection circuits of any type, with any number of slots, with one or more slots assigned for system modules.

10        Changes may be made to the dimensions, shapes, materials, components, circuit elements, connections and contacts, as also to the details of the circuitry, method of construction and method of operation without exiting from the scope of the invention.

## CLAIMS

1. Interconnection circuit for electronic modules comprising
- a support (12) having a plurality of electric connection points (14) and suitable for constituting a data and/or commands channel (bus) segment,
  - a plurality of connectors (11-1÷11-5) connected to said connection points (14) and each suitable for accommodating a corresponding electronic module, and
  - interconnection means (21÷23) for connecting said connection points (14) to each other; characterized in that
    - electronic switching means (24-1÷24-4) are provided for selectively interrupting the connection made by said interconnection means (21÷23) and selectively obtaining from said bus segment a plurality of sub-segments, each comprising a subset of said connectors (11-1÷11-5).
2. Interconnection circuit according to claim 1 characterized in that
- control means (25) are provided for selectively controlling said electronic switching means (24-1÷24-4).
3. Interconnection circuit for electronic modules, both system and peripheral type, suitable for exchanging point-to-point type signals (CLK#, INT#, REQ#, GNT#), comprising
- a support (12) having a plurality of electric connection points (14),
  - a plurality of connectors (11-1÷11-5) connected to said connection points (14) and suitable for accommodating at least one electronic system module and a plurality of electronic peripheral modules, and
  - interconnection means (21÷23) connecting given connection points together in order to permit the exchange of said point-to-point type signals (CLK#, INT#, REQ#, GNT#); characterized in that

- said interconnection means (21÷23) are arranged in such a way that said system module is connected to all the peripheral modules in order to permit the exchange of said point-to-point type signals (CLK#, INT#, REQ#, GNT#)  
5 between said system module and each of said peripheral modules, regardless of the position of the connector (11-1÷11-5) wherein said system module is accommodated.

4. Interconnection circuit according to claim 3 characterized in that

10 - said point-to-point type signals (CLK#, INT#, REQ#, GNT#) comprise timing or clock signals, interrupt signals, exchange request signals and signals acknowledging said exchange request signals.

5. Interconnection circuit according to claim 3 wherein  
15 said support (12) with said plurality of connection points (14) is suitable for constituting a data and/or commands channel (bus) segment, characterized in that

- electronic switching means (24-1÷24-4) are provided for selectively interrupting the connection made by said  
20 interconnection means (21÷23) and selectively obtaining from said bus segment a plurality of sub-segments, each comprising a subset of said connectors (11-1÷11-5).

6. Interconnection circuit according to claim 5 characterized in that

25 - control means (25) are provided for selectively controlling said electronic switching means (24-1÷24-4).


$\frac{1}{2}$ 

Fig. 1




Fig. 2

2/2




Fig. 3




Fig. 4



# INTERNATIONAL SEARCH REPORT

International Application No

PCT/IT 98/00238

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 G06F13/40

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 93 15464 A (KELLY RALPH HAROLD) 5 August 1993	1-4
A	see page 1, paragraph 2 see page 3, paragraph 3 - page 5, paragraph 1 see page 11, paragraph 3 - page 13, paragraph 1 see page 14, paragraph 2 - page 15, paragraph 1 see abstract; figures 2,4	5,6
A	US 5 122 691 A (BALAKRISHNAN BALU) 16 June 1992 see column 1, line 21 - line 61 see column 2, line 61 - column 3, line 32 see column 5, line 13 - column 6, line 35 see abstract; figures 3-5	1-6
	--- -/-	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

16 December 1998

Date of mailing of the international search report

23/12/1998

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Nguyen Xuan Hiep, C

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/IT 98/00238

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>US 5 583 998 A (BOWMAN DAVID A)  10 December 1996  see column 1, line 33 - line 56  see column 2, line 59 - column 3, line 6  see column 5, line 49 - column 6, line 59  see abstract; figures 2-5  -----</p>	1-6

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IT 98/00238

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9315464 A	05-08-1993	AU 3456093 A	01-09-1993
US 5122691 A	16-06-1992	EP 0488057 A	03-06-1992
		JP 5314068 A	26-11-1993
US 5583998 A	10-12-1996	NONE	